## What Is Claimed Is:

1.

1. An apparatus for applying a desired voltage at a first node, said first node being
connected to a load impedance, said apparatus comprising:

a voltage source coupled to said first node, said voltage source generating said desired voltage; and

a current source also coupled to said first node, wherein said current source supplies an amount of current that would be approximately drawn by said load impedance if said desired voltage were to be applied at said first node.

- 2. The apparatus of claim 1, wherein said load impedance is characterized by a high load such that said current source enables said voltage source to be coupled to said first node without a buffer between said voltage source and said first node.
- 3. The apparatus of claim 1, wherein said desired voltage is to be applied to a plurality of nodes including said first node, said plurality of nodes being connected in series with a corresponding routing resistance present between each pair of said plurality of nodes, each of said plurality of nodes being connected to a corresponding one of a plurality of load impedances, said apparatus further comprising:

a plurality of current sources, each of said plurality of current sources being coupled to a corresponding one of said plurality of nodes, each of said plurality of current sources supplying an amount of current approximately equal to said desired voltage divided by a load impedance driven by the corresponding coupled node, said plurality of current sources comprising said current source.

1	4. The apparatus of claim 3, wherein said current source comprises a resistor having
2	a resistance equal to said load impedance.
1	5. An analog to digital converter (ADC) converting a sample of an analog signal to
2	a digital code, said ADC comprising:
3	a plurality of stages, each of said plurality of stages generating a corresponding one
4	of a plurality of sub-codes, each of said plurality of sub-codes containing at least one bit,
5	wherein said sub-codes are used to generate said digital code, each of said plurality of stages
6	comprising:
7	a resistor ladder having a first end and a second end, said first end of said
8	resistor ladder being coupled to a voltage source providing a desired voltage, the first
9	end of all of the resistor ladders being connected in series, said first end of said
10	resistor ladder also being coupled to a current source, said current source supplying
11	to said resistor ladder an amount of current approximately equal to said desired
12	voltage divided by an impedance offered by said resistor ladder.
1	6. The ADC of claim 5, wherein each of said plurality of stages further comprising:
2	a sub-ADC receiving an input signal and a reference voltage, said sub-ADC
3	generating a corresponding one of said plurality of sub-codes;
4	a digital to analog converter (DAC) converting said corresponding one of said
5	plurality of sub-codes into a corresponding intermediate voltage according to said reference

6

voltage;

7	a subtractor subtracting said corresponding intermediate voltage from said input signal
8	to generate a subtractor output; and
9	an amplifier amplifying said subtractor output to generate said input signal for a next
10	one of said plurality of stages, wherein said sample is provided as said input signal for the
11	first one of said plurality of stages.
1	7. The ADC of claim 6, wherein said sub-ADC comprises said resistor ladder and
2	said current source
1	8. The ADC of claim 6, wherein said voltage source provides a reference voltage for
2	said ADC.
1	9. The ADC of claim 6, wherein said ADC operates in a differential mode.
1	10. The ADC of claim 6, wherein said ADC operates in a single-ended mode.
1	11. A device processing an analog signal, said device comprising:
2	a voltage source providing a reference voltage;
3	a current source;
4	an analog to digital converter (ADC) converting a sample of said analog signal to a
5	digital code, said ADC comprising:
6	a plurality of stages, each of said plurality of stages generating a corresponding
7	one of a plurality of sub-codes, each of said plurality of sub-codes containing at least

Page 28 of 32

TI-37058

Patent

8	one bit, wherein said sub-codes are used to generate said digital code, each of said
9	plurality of stages comprising:
10	a resistor ladder having a first end and a second end, said first end of
11	said resistor ladder being coupled to said voltage source providing said
12	reference voltage, the first end of all of the resistor ladders being connected
13	in series, said first end of said resistor ladder also being coupled to said current
14	. source,
15	said current source supplying to said resistor ladder an amount of
16	current approximately equal to said desired voltage divided by an impedance
17	offered by said resistor ladder; and
18	a processing block receiving said digital code.
1	12. The device of claim 11, wherein each of said plurality of stages further
2	comprising:
3	a sub-ADC receiving an input signal and a reference voltage, said sub-ADC
4 ,	generating a corresponding one of said plurality of sub-codes;
5	a digital to analog converter (DAC) converting said corresponding one of said
6	plurality of sub-codes into a corresponding intermediate voltage according to said reference
7	voltage;
8	a subtractor subtracting said corresponding intermediate voltage from said input signal
9	to generate a subtractor output; and
10	an amplifier amplifying said subtractor output to generate said input signal for a next
11	one of said plurality of stages, wherein said sample is provided as said input signal for the

.2	first one of said plurality of stages.
1	13. The device of claim 12, wherein said sub-ADC comprises said resistor ladder and
2	said current source.
1	14. The device of claim 12, wherein said ADC operates in a differential mode.
1	15. The device of claim 12, wherein said ADC operates in a single-ended mode.
1	16. The device of claim 12, wherein said device comprises a wireless base station,
2	said device further comprising:
3	an antenna receiving an external signal; and
4	an analog processor processing said external signal to generate said analog signal.
1	17. An integrated circuit for applying a desired voltage at a first node, said first node
2	being coupled to a load impedance, said integrated circuit comprising:
3	a voltage path connecting a voltage source to said first node, said voltage source
4	providing said desired voltage; and
5	a current path connecting a current source to said first node, wherein said current
6	source supplies an amount of current that would be approximately drawn by said load
7	impedance if said desired voltage were to be applied at said first node.
1	18. The integrated circuit of claim 17, wherein said load impedance is characterized

Page 30 of 32

TI-37058

12

Patent

- 2 by a high load such that said current source enables said voltage source to be coupled to said
- 3 first node without a buffer between said voltage source and said first node.

i

2

3

4

5

6

7

8

9

10

11

1

2

19. The integrated circuit of claim 17, wherein said desired voltage is to be applied to a plurality of nodes including said first node, said plurality of nodes being connected in series with a corresponding routing resistance present between each pair of said plurality of nodes, each of said plurality of nodes being connected to a corresponding one of a plurality of load impedances, said integrated circuit further comprising:

a plurality of current paths, each coupling a corresponding one of a plurality of current sources to a corresponding one of said plurality of nodes, each of said plurality of current sources supplying an amount of current approximately equal to said desired voltage divided by an impedance driven by the corresponding coupled node, said plurality of current sources comprising said current source and said plurality of current paths comprising said current path.

20. The integrated circuit of claim 17, wherein said integrated circuit operates in a differential mode.